View MAX15500_1650018.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

_______________________________________________________________ maxim integrated products 1 for pricing, delivery, and ordering information, please contact maxim direct at 1-888-629-4642, or visit maxims website at www.maxim-ic.com. industrial analog current/ voltage-output conditioners MAX15500/max15501 general description the MAX15500/max15501 analog output conditioners provide a programmable current up to q 24ma, or a volt - age up to q 12v proportional to a control voltage signal. the control voltage is typically supplied by an external dac with an output voltage range of 0 to 4.096v for the MAX15500 and 0 to 2.5v for the max15501. the output current and voltage are s electable as either unipolar or bipolar. in the unipolar configuration, a control voltage of 5% full-scale (fs) produces a nominal output of 0a or 0v to achieve underrange capability. a control voltage of 100%fs produces one of two programmable levels (105%fs or 120%fs) to achieve overrange capability. the outputs of the MAX15500/max15501 are protected against overcurrent conditions and a short to ground or supply voltages up to q 35v. the devices also monitor for overtemperature and supply brownout conditions. the supply brownout threshold is programmable. the MAX15500/max15501 are programmed through an spi k interface capable of daisy-chained operation. the MAX15500/max15501 provide extensive error reporting through the spi interface and an additional open-drain interrupt output. the devices include an analog output to monitor load conditions. the MAX15500/max15501 operate over the -40 n c to +105 n c temperature range. the devices are available in a 32-pin, 5mm x 5mm tqfn package. applications programmable logic controllers (plcs) distributed i/os embedded systems industrial control and automation features s supply voltage up to q 32.5v s output protected up to q 35v s programmable output (plus overrange) 10v 0 to 10v 0 to 5v 20ma 0 to 20ma 4 to 20ma s current output drives 0 to 1k i s voltage output drives loads down to 1k i s hart compliant s 2ppm gain error drift over temperature s spi interface, with daisy-chain capability s supports +4.096v (MAX15500) or +2.5v (max15501) full-scale input signals s extensive error reporting short-circuit and overcurrent protection open-circuit detection brownout detection overtemperature protection s fast, 40s settling time 19-4602; rev 0; 6/09 ordering information note: all devices are specified over the -40 n c to +105 n c oper - ating temperature range. + denotes a lead(pb)-free/rohs-compliant package. spi is a trademark of motorola, inc. spi interfac e di n sclk cs 1 dout read y erro r mo n refi n ai n dvdd avss avd d fsmode fssel agnd dgnd ou t senser n comp cs 2 outdis avsso avddo erro r handling bidirectional current driver bidirectional voltage driver erro r handling over- current protection senser p sensevp sensevn MAX15500 max15501 pin configuration MAX15500 max15501 tqfn top view 29 30 28 27 12 11 13 din ready error dvdd dgnd 14 sclk sensevn senserp avddo n.c. out comp 1 2 avss 4 5 6 7 23 24 22 20 19 18 mon cs1 ain refin agnd fsmode dout sensern 3 21 31 10 cs2 fssel 32 9 n.c. outdis ep* + *exposed pad. agnd 26 15 agnd avdd 25 16 n.c. n.c. avsso 8 17 sensevp simplified block diagram part pin-package reference MAX15500 gtj+ 32 tqfn +4.096v max15501 gtj+ 32 tqfn +2.5v
industrial analog current/ voltage-output conditioners MAX15500/max15501 2 ______________________________________________________________________________________ stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. these are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. avdd to agnd ..................................................... -0.3v to +35v avss to agnd ...................................................... -35v to +0.3v avdd to avss ............................................................. 0 to +70v avdd to avddo ........................................................... 0 to +4v avss to avsso ............................................................ -4v to 0v dgnd to agnd ................................................... -0.3v to +0.3v avdd to dvdd ......................................................... -6v to +35v dvdd to dgnd .................................................... -0.3v to +6.0v cs1 , cs2 , sclk, din, dout, ready , error , fsmode, mon, outdis , fssel to dgnd ...................... -0.3v to +6.0v ain, refin to agnd ............................................ -0.3v to +6.0v sensevp, sensevn, senserp, sensern to agnd .. the higher of -35v and (avss - 0.3v) to the lower of (avdd + 0.3v) and +35v out, comp to agnd ... the higher of -35v and (avss - 0.3v) to the lower of (avdd + 0.3v) and +35v maximum current on pin ............................................... 100ma continuous power dissipation (derate 34.5mw/ n c above +70 n c) 32-pin tqfn (t a = +70 n c, multilayer board) ......... 2758.6mw operating temperature range ........................ -40 n c to +105 n c storage temperature range ............................ -65 n c to +150 n c lead temperature (soldering, 10s) ................................ +300 n c absolute maximum ratings electrical characteristics (v avdd = +24v, v avss = -24v, v dvdd = 5.0v, c load = 1nf, c comp = 0nf, v refin = 4.096v for the MAX15500, v refin = 2.5v for the max15501. all specifications for t a = -40 n c to +105 n c. typical values are at t a = +25 n c, unless otherwise noted.) parameter symbol conditions min typ max units power supply (note 1) analog positive supply voltage v avdd 5% overrange (fsmode = dvdd) 15 24 32.5 v 20% overrange (fsmode = dgnd) 18.5 24 32.5 analog negative supply voltage v avss 5% overrange (fsmode = dvdd) -32.5 -24 -15 v 20% overrange (fsmode = dgnd) -32.5 -24 -18.5 avdd to avddo voltage difference v avddo (note 1) 2.5 v avss to avsso voltage difference v avsso (note 1) 2.5 v digital supply voltage v dvdd 2.7 5.25 v analog positive supply current i ap i ap = i avdd + i avddo , i load = 0 5 7 ma analog negative supply current i an i an = i avss + i avsso , i load = 0 -7 -4.5 ma digital supply current i dvdd v dvdd = 5v 0.1 0.4 ma analog positive standby current i stbyp i stbyp = i avdd + i avddo , outdis = dgnd or software standby mode 1 ma analog negative standby current i stbyn i stbyn = i avss + i avsso , outdis = dgnd or software standby mode -0.5 ma analog input (ain, refin) input impedance r in 10 k i input capacitance c in 10 pf analog input full scale v ain fssel = dvdd, MAX15500 4.0 4.096 4.2 v fssel = dgnd, max15501 2.4 2.5 2.6 refin full-scale input v refin fssel = dvdd, MAX15500 4.0 4.096 4.2 v fssel = dgnd, max15501 2.4 2.5 2.6
industrial analog current/ voltage-output conditioners MAX15500/max15501 _______________________________________________________________________________________ 3 electrical characteristics (continued) (v avdd = +24v, v avss = -24v, v dvdd = 5.0v, c load = 1nf, c comp = 0nf, v refin = 4.096v for the MAX15500, v refin = 2.5v for the max15501. all specifications for t a = -40 n c to +105 n c. typical values are at t a = +25 n c, unless otherwise noted.) parameter symbol conditions min typ max units current output (note 2) maximum load resistance r load v avdd = +24v, v avss = -24v 750 i v avdd = +32.5v, v avss = -32.5v 1000 maximum load inductance l load c comp = 100nf (note 3) 15 mh maximum load capacitance c load c comp = 4.7nf 100 f f maximum settling time full-scale step from 0 to 20ma or -20ma to + 20ma, r load = 750 i to 0.1% accuracy, l load = 20 f h, c comp = 0nf 40 f s to 0.1% accuracy, l load = 1mh, c comp = 0.15nf 500 to 0.1% accuracy, l load = 10mh, c comp = 0.15nf 500 to 0.01% accuracy, l load = 20 f h, c comp = 0nf 60 to 0.01% accuracy, l load = 10mh, c comp = 0.15nf 600 1% full-scale step, r load = 750 i to 0.1% accuracy, l load = 20 f h, c comp = 0nf 20 to 0.1% accuracy, l load = 1mh, c comp = 0.15nf 100 to 0.1% accuracy, l load = 10mh, c comp = 0.15nf 100 to 0.01% accuracy, l load = 20 f h, c comp = 0nf 40 to 0.01% accuracy, l load = 10mh, c comp = 0.15nf 200 full-scale output current i out v fsmode = v dvdd q 21 ma v fsmode = v dgnd q 24
industrial analog current/ voltage-output conditioners MAX15500/max15501 4 ______________________________________________________________________________________ electrical characteristics (continued) (v avdd = +24v, v avss = -24v, v dvdd = 5.0v, c load = 1nf, c comp = 0nf, v refin = 4.096v for the MAX15500, v refin = 2.5v for the max15501. all specifications for t a = -40 n c to +105 n c. typical values are at t a = +25 n c, unless otherwise noted.) parameter symbol conditions min typ max units offset error v ain = 5% of v refin (unipolar mode), v ain = 50% of v refin (bipolar mode) q 0.1 q 0.5 %fs offset-error drift q 5 ppm/ n c gain error ge 0.01% precision r sense , tested according to the ideal transfer functions shown in table 8 MAX15500 q 0.1 q 0.51 %fs max15501 q 0.1 q 0.5 gain-error drift no r sense drift q 2 ppm/ n c integral nonlinearity error inl 0.05 %fs output conductance (di out /dv out ), i out = 24ma, r load = 750 i to 0 i , fsmode = dgnd, unipolar mode 1.0 f a/v power-supply rejection ratio psrr at dc, v avdd = +24v to +32.5v, v avss = -24v to -32.5v, v ain = v refin , unipolar mode, fsmode = dvdd 1.6 f a/v overcurrent limit r sense shorted 25 30 40 ma output current noise 0.1hz to 10hz 20 na rms at 1khz 2.6 na/ hz output slew rate 1.5 ma/ f s small-signal bandwidth 30 khz maximum out voltage to avddo v avddo - v out 2.0 v minimum out voltage to avsso v out - v avsso 2.0 v voltage output (r load = 1k i ) minimum resistive load r load 1 k i maximum capacitive load c load c comp = 4.7nf 100 f f maximum settling time (full- scale step) to 0.1% accuracy, load = 1k i in parallel with 1nf, c comp = 0nf 20 f s to 0.1% accuracy, load = 1k i in parallel with 1 f f, c comp = 4.7nf 1000 to 0.01% accuracy, load = 1k i in parallel with 1nf, c comp = 0nf 30 to 0.01% accuracy, load = 1k i in parallel with 1 f f, c comp = 4.7nf 1300
industrial analog current/ voltage-output conditioners MAX15500/max15501 _______________________________________________________________________________________ 5 electrical characteristics (continued) (v avdd = +24v, v avss = -24v, v dvdd = 5.0v, c load = 1nf, c comp = 0nf, v refin = 4.096v for the MAX15500, v refin = 2.5v for the max15501. all specifications for t a = -40 n c to +105 n c. typical values are at t a = +25 n c, unless otherwise noted.) parameter symbol conditions min typ max units maximum settling time (1% full-scale step) to 0.1% accuracy, load = 1k i in parallel with 1nf, c comp = 0nf 10 f s to 0.1% accuracy, load = 1k i in parallel with 1 f f, c comp = 4.7nf 300 to 0.01% accuracy, load = 1k i in parallel with 1nf, c comp = 0nf 20 to 0.01% accuracy, load = 1k i in parallel with 1 f f, c comp = 4.7nf 600 gain error tested according to the ideal transfer functions shown in table 9 q 0.1 q 0.5 %fs gain-error drift q 2 ppm/ n c full-scale output voltage v out fsmode = dvdd 5v range 5.25 v 10v range 10.5 fsmode = dgnd 5v range 6 10v range 12 offset error v ain = 5% of v refin (unipolar mode), v ain = 50% of v refin (bipolar mode) q 0.1 q 0.5 %fs offset-error drift q 2 ppm/ n c integral nonlinearity error inl 0.05 %fs power-supply rejection psrr at dc, v avdd = +18.5v to +32.5v, v avss = -18.5v to -32.5v, v ain = v refin 30 f v/v output-voltage noise 0.1hz to 10hz 16.3 f v rms 1khz 250 nv/ hz output-voltage slew rate 1.5 v/ f s short-circuit current 20 30 45 ma maximum out voltage to avddo v avddo - v out 2.0 v minimum out voltage to avsso v out - v avsso 2.0 v
industrial analog current/ voltage-output conditioners MAX15500/max15501 6 ______________________________________________________________________________________ electrical characteristics (continued) (v avdd = +24v, v avss = -24v, v dvdd = 5.0v, c load = 1nf, c comp = 0nf, v refin = 4.096v for the MAX15500, v refin = 2.5v for the max15501. all specifications for t a = -40 n c to +105 n c. typical values are at t a = +25 n c, unless otherwise noted.) parameter symbol conditions min typ max units output monitor (mon) maximum output voltage current mode, see the output monitor section for v mon equations 3 v voltage mode, see the output monitor section for v mon equations 3 output resistance 35 k i overtemperature detection overtemperature threshold +150 n c overtemperature threshold hysteresis 10 n c digital inputs ( cs1 , cs2 , sclk, din, outdis , fssel, fsmode) input high voltage v ih 0.7 x v dvdd v input low voltage v il 0.3 x v dvdd v input hysteresis v ihyst 300 mv input leakage current i in v input = 0v or v dvdd q 0.1 q 1.0 f a input capacitance c in 10 pf digital output (dout, ready ) output low voltage v ol i sink = 4ma 0.4 v output high voltage v oh i source = 4ma v dvdd - 0.5 v output three-state leakage i oz dout only q 0.1 q 10 f a output three-state capacitance c oz dout only 15 pf output short-circuit current i oss v dvdd = 5.25v q 150 ma digital interrupt ( error ) interrupt active voltage v int i sink = 5.0ma 0.4 v interrupt inactive leakage i intz q 0.1 q 1.0 f a interrupt inactive capacitance c intz 15 pf interrupt short-circuit current i intss v dvdd = 2.7v 5 30 ma
industrial analog current/ voltage-output conditioners MAX15500/max15501 _______________________________________________________________________________________ 7 note 1: use diodes as shown in the typical operating circuit/functional diagram to ensure a voltage difference of 2v to 3.5v from avdd to avddo and from avss to avsso. note 2: r load = 750 i . for the MAX15500, r sense = 48.7 i for fsmode = dvdd and r sense = 42.2 i for fsmode = dgnd. for the max15501, r sense = 47.3 i for fsmode = dvdd and r sense = 41.2 i for fsmode = dgnd. see the typical operating circuit/functional diagram . note 3: condition at which part is stable. note 4: the maximum clock speed for daisy-chain applications is 10mhz. note 5: t csh is applied to cs_ falling to determine the 1st sclk falling edge in a free-running sclk application. it is also applied to cs_ rising with respect to the 15th sclk falling edge to determine the end of the frame. note 6: after the 14th sclk falling edge, the MAX15500/max15501 outputs are high impedance and dout data is ignored. electrical characteristics (continued) (v avdd = +24v, v avss = -24v, v dvdd = 5.0v, c load = 1nf, c comp = 0nf, v refin = 4.096v for the MAX15500, v refin = 2.5v for the max15501. all specifications for t a = -40 n c to +105 n c. typical values are at t a = +25 n c, unless otherwise noted.) parameter symbol conditions min typ max units timing characteristics serial-clock frequency f sclk (note 4) 0 20 mhz sclk pulse-width high t ch 40% duty cycle 20 ns sclk pulse-width low t cl 60% duty cycle 20 ns cs_ fall to sclk fall setup time t css to 1st sclk falling edge 15 ns sclk fall to cs_ fall hold time t csh (note 5) 0 ns din to sclk fall setup time t ds 15 ns din to sclk fall hold time t dh 0 ns sclk fall to dout settle time t dot c load = 20pf 30 ns sclk fall to dout hold time t doh c load = 0pf 2 ns sclk fall to dout disable t doz 14th sclk deassertion (note 6) 30 ns sclk fall to ready fall t cr 16th sclk assertion, c load = 0pf or 20pf 2 30 ns cs_ fall to dout enable t doe asynchronous assertion 1 35 ns cs_ rise to dout disable t csdoz asynchronous deassertion 35 ns cs_ rise to ready rise t csr asynchronous deassertion, c load = 20pf 35 ns cs_ pulse-width high t csw 15 ns
industrial analog current/ voltage-output conditioners MAX15500/max15501 8 ______________________________________________________________________________________ typical operating characteristics (v avdd = +24v, v dvdd = +5v, v avss = -24v, c load = 1nf, 5% overrange mode, unipolar current output or bipolar voltage-output mode, v refin = +4.096v, t a = +25 n c, unless otherwise specified.) supply current vs. temperature MAX15500 toc01 temperature (nc) supply current (ma) 95 80 50 65 -10 5 20 35 -25 -8 -6 -4 -2 0 2 4 6 8 10 10 -40 105 i avdd i avss no load voltage-mode output slew rate vs. temperature MAX15500 toc02 temperature (nc) output slew rate (v/fs) 95 80 65 50 35 20 5 -10 -25 0.5 1.0 1.5 2.0 2.5 3.0 0 -40 105 no load current-mode output slew rate vs. temperature MAX15500 toc03 temperature (nc) output slew rate (ma/fs) 95 80 65 50 35 20 5 -10 -25 0.5 1.0 1.5 2.0 2.5 3.0 0 -40 105 r load = 750i c load = 1ff voltage-mode output noise vs. frequency MAX15500 toc04 frequency (hz) output noise (fv/ hz) 1k 100 100 200 300 400 500 600 700 800 900 1000 0 10 10k v in = 0v unipolar voltage mode (0 to 5v) current-mode output noise vs. frequency MAX15500 toc05 frequency (hz) output noise (fv/ hz) 1k 100 100 200 300 400 500 600 700 800 900 1000 0 10 10k v in = 200mv unipolar current mode (0 to 20ma) MAX15500 toc06 2v/div v out (ac-coupled) 1mv/div 400ns/div digital feedthrough sclk sclk = din sclk = 1mhz cs = high v in = 0.5 x refin voltage-mode psrr vs. supply voltage MAX15500 toc07 supply voltage (v) psrr (fv/v) 30 28 26 10 20 30 40 50 60 70 80 90 100 0 24 32 v in = 4.096v
industrial analog current/ voltage-output conditioners MAX15500/max15501 _______________________________________________________________________________________ 9 typical operating characteristics (continued) (v avdd = +24v, v dvdd = +5v, v avss = -24v, c load = 1nf, 5% overrange mode, unipolar current output or bipolar voltage-output mode, v refin = +4.096v, t a = +25 n c, unless otherwise specified.) current-mode psrr vs. supply voltage MAX15500 toc08 supply voltage (v) psrr (fa/v) 31 30 28 29 26 27 25 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0 0 24 32 MAX15500 toc09 v out (ac-coupled) 20mv/div 40fs/div load transient (voltage mode) i out 10ma/div oma MAX15500 toc10 i out 10ma/div 40fs/div 0ma load transient (current mode) v out 10v/div o full-scale output voltage vs. temperature MAX15500 toc11 temperature (nc) full-scale output voltage (ppm/nc) 95 80 50 65 -10 5 20 35 -25 -16 -12 -8 -4 0 4 8 12 16 20 -20 -40 v in = 4.096v 95 80 50 65 -10 5 20 35 -25 -40 output current drift vs. temperature MAX15500 toc12 temperature (nc) output current drift (ppm/nc) -6 -2 2 6 10 -10 v in = 4.096v standby supply current vs. temperature MAX15500 toc13 temperature (nc) supply current (ma) 95 80 -25 -10 5 35 50 20 65 -1.5 -1.0 -0.5 0 0.5 1.0 1.5 2.0 -2.0 -40 i avdd i avss no load
industrial analog current/ voltage-output conditioners MAX15500/max15501 10 _____________________________________________________________________________________ typical operating characteristics (continued) (v avdd = +24v, v dvdd = +5v, v avss = -24v, c load = 1nf, 5% overrange mode, unipolar current output or bipolar voltage-output mode, v refin = +4.096v, t a = +25 n c, unless otherwise specified.) wakeup from standby (voltage mode) MAX15500 toc14 50fs/div 5v/div v out 2v/div outdis 0v 0v full-scale input bipolar voltage mode 5% overrange MAX15500 toc15 i out 10ma/div 40fs/div wakeup from standby (current mode) outdis 2v/div gain vs. frequency (hart compliant) MAX15500 toc16 frequency (hz) gain (db) 10k 1k 100 -16 -12 -8 -4 0 -20 10 100k unipolar current mode bipolar current mode v in = 40mv p-p MAX15500 toc17 i out 100fa/div 5fs/div small-signal step response (current mode) v in 20mv/div MAX15500 toc18 v out (ac-coupled) 100mv/div 1fs/div small-signal step response (voltage mode) v in (ac-coupled) 50mv/div output short-circuit current vs. temperature MAX15500 toc19 temperature (nc) short-circuit current (ma) 95 80 50 65 -10 5 20 35 -25 30.5 31.0 31.5 32.0 32.5 33.0 33.5 34.0 34.5 35.0 30.0 -40 v in = 4.096v voltage-mode mon transfer curve vs. output current MAX15500 toc20 i out (ma) mon (v) 10 9 8 7 6 5 4 3 2 1 1.4 1.8 2.2 2.6 3.0 1.0 0 11 v in = 4.096v no load on mon current-mode mon transfer curve vs. output voltage MAX15500 toc21 v out (v) mon (v) 12 8 4 1.2 1.4 1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 1.0 0 16 v in = 4.096v no load on mon voltage-mode maximum out to avddo voltage vs. temperature MAX15500 toc22 temperature (nc) maximum internal voltage drop (v) 95 80 50 65 -10 5 20 35 -25 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0 0 -40 v in = 4.096v
industrial analog current/ voltage-output conditioners MAX15500/max15501 ______________________________________________________________________________________ 11 typical operating characteristics (continued) (v avdd = +24v, v dvdd = +5v, v avss = -24v, c load = 1nf, 5% overrange mode, unipolar current output or bipolar voltage-output mode, v refin = +4.096v, t a = +25 n c, unless otherwise specified.) current-mode output conductance vs. output voltage MAX15500 toc23 output voltage (v) output conductance (fa/v) 14 12 8 10 4 6 2 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0 0 0 16 MAX15500 toc24 v out 5v/div 100fs/div large-signal settling time (voltage mode, rising edge) v in 5v/div r l = 1ki c l = 1nf, c comp = 0nf c l = 470nf, c comp = 4.7nf c l = 47nf, c comp = 0nf 0 MAX15500 toc25 v out 5v/div 100fs/div large-signal settling time (voltage mode, falling edge) v in 5v/div r l = 1ki c l = 1nf, c comp = 0nf c l = 470nf, c comp = 4.7nf c l = 47nf, c comp = 0nf MAX15500 toc26 v out 10ms/div large-signal settling time (voltage mode, rising edge) v in 5v/div r l = 1ki c l = 1ff, c comp = 4.7nf c l = 10ff, c comp = 4.7nf c l = 100ff, c comp = 4.7nf MAX15500 toc27 v out 5v/div 10ms/div large-signal settling time (voltage mode, rising edge) v in 5v/div r l = 1ki c l = 10ff, c comp = 4.7nf c l = 100ff, c comp = 4.7nf c l = 1ff, c comp = 4.7nf MAX15500 toc28 i out 4ma/div 200fs/div large-signal settling time (current mode, rising edge) v in 5v/div r l = 750i l l = 220fh, c comp = 0nf l l = 1mh, c comp = 1nf l l = 22fh, c comp = 0nf MAX15500 toc29 i out 4ma/div 200fs/div large-signal settling time (current mode, falling edge) v in 5v/div r l = 750i l l = 220fh, c comp = 0nf l l = 1mh, c comp = 1nf l l = 22fh, c comp = 0nf large-signal settling time (current mode, rising edge) MAX15500 toc30 i out 4ma/div 20fs/div v in 5v/div r l = 20i l l = 220fh, c comp = 0.47nf l l = 1mh, c comp = 1nf l l = 22fh, c comp = 0.15nf large-signal settling time (current mode, falling edge) MAX15500 toc31 i out 4ma/div 20fs/div v in r l = 20i l l = 220fh, c comp = 0.47nf l l = 1mh, c comp = 1nf l l = 22fh, c comp = 0.15nf
industrial analog current/ voltage-output conditioners MAX15500/max15501 12 _____________________________________________________________________________________ typical operating characteristics (continued) (v avdd = +24v, v dvdd = +5v, v avss = -24v, c load = 1nf, 5% overrange mode, unipolar current output or bipolar voltage-output mode, v refin = +4.096v, t a = +25 n c, unless otherwise specified.) current-mode inl MAX15500 toc36 v in (v) inl (%fs) 3.6 3.0 0.6 1.2 1.8 2.4 -0.03 -0.02 -0.01 0 0.01 0.02 0.03 0.04 -0.04 0 4.2 v in = 4.096v voltage-mode inl MAX15500 toc37 v in (v) inl (%fs) 3.6 3.0 0.6 1.2 1.8 2.4 -0.03 -0.02 -0.01 0 0.01 0.02 0.03 0.04 -0.04 0 4.2 v in = 4.096v large-signal settling time (current mode, rising edge) MAX15500 toc32 i out 4ma/div 100ms/div v in 5v/div r l = 750i l l = 80mh, c comp = 470nf l l = 50mh, c comp = 100nf l l = 10mh, c comp = 10nf large-signal settling time (current mode, falling edge) MAX15500 toc33 i out 4ma/div 100ms/div v in 5v/div r l = 750i l l = 50mh, c comp = 100nf l l = 80mh, c comp = 470nf l l = 10mh, c comp = 10nf large-signal settling time (current mode, rising edge) MAX15500 toc34 i out 4ma/div 10ms/div v in 5v/div r l = 20i l l = 80mh, c comp = 470nf l l = 50mh, c comp = 100nf l l = 10mh, c comp = 10nf large-signal settling time (current mode, falling edge) MAX15500 toc35 i out 4ma/div 10ms/div v in 20v/div l l = 80mh, c comp = 470nf l l = 50mh, c comp = 100nf l l = 10mh, c comp = 10nf r l = 20i voltage-mode short-circuit detection MAX15500 toc38 100ms/div 2v/div 50ma/div error i out 0ma current-mode open-circuit detection MAX15500 toc39 100ms/div 2v/div 50ma/div error i out 0ma
industrial analog current/ voltage-output conditioners MAX15500/max15501 ______________________________________________________________________________________ 13 pin description pin name function 1 sclk spi clock input. activate sclk only when cs_ is low to minimize noise coupling. 2 din spi data input. data is clocked into the serial interface on the falling edge of sclk. 3 dout spi data output. data transitions at dout on the rising edge of sclk. dout is high impedance when either cs1 or cs2 is high. 4 ready active-low device ready output. ready is an active-low output that goes low when the device successfully completes processing an spi data frame. ready returns high at the next rising edge of cs_ . in daisy-chain applications, the ready output typically drives the cs_ input of the next device in the chain or a gpio of a microcontroller. 5 error active-low flag output. error is an open-drain output that pulls low when output short circuit, output open circuit, overtemperature, or brownout conditions occur. error typically drives an interrupt input of a microcontroller. the error output is cleared after the internal error register is read through the spi interface. connect a 10k? pullup resistor from error to dvdd. 6 dvdd digital power-supply voltage input. apply either a 3v or 5v nominal voltage supply to dvdd. dvdd powers the digital portion of the MAX15500/max15501. bypass dvdd to dgnd with a 0.1 f f capacitor as close as possible to the device. 7 dgnd digital ground 8, 16, 24, 32 n.c. no connection. not internally connected. 9 outdis active-low output disable input. outdis is an active-low logic input that forces the analog output to 0a or 0v and puts the device in standby mode when connected to dgnd. connect outdis to dvdd for normal operation. 10 fssel full-scale select input. connect fssel to dvdd for the MAX15500 when applying a +4.096v reference at refin. connect fssel to dgnd for the max15501 when applying a +2.50v reference at refin. 11 fsmode overrange mode select input. connect fsmode to dvdd to set the output voltage to 105%fs when the input voltage is equal to the full-scale value. connect fsmode to dgnd to set the output voltage to 120%fs when the input voltage is equal to the full-scale value. fsmode has no effect in current mode. 12, 15, 27 agnd analog ground 13 refin reference voltage input. connect refin to an external +4.096v reference for the MAX15500 or +2.5v reference for the max15501. refin is used to set the offset for unipolar and bipolar modes. 14 ain analog signal input. the analog input signal range at ain is from 0v to the nominal full scale of +4.096v for the MAX15500 and +2.5v for the max15501. 17 avsso negative output driver supply voltage input. avsso provides power to the driver output stage. bypass avsso to avss with a 0.1 f f capacitor. use diodes as shown in the typical operating circuit/functional diagram to ensure a voltage difference of 2v to 3.5v between avss and avsso. 18 comp output amplifier compensation feedback node. connect a compensation capacitor from comp to out. see table 10 for the recommended compensation capacitor values.
industrial analog current/ voltage-output conditioners MAX15500/max15501 14 _____________________________________________________________________________________ pin description (continued) pin name function 19 out analog output. the analog voltage or current output range at out is programmable. see tables 1 to 4 for possible output range settings. 20 avddo positive output driver supply voltage input. avddo provides power to the driver output stage. bypass avddo to avdd with a 0.1 f f capacitor. use diodes as shown in the typical operating circuit/functional diagram to ensure a voltage difference of 2v to 3.5v between avdd and avddo. 21 senserp sense resistor positive connection. see the typical operating circuit/functional diagram for the typical connection. 22 sensern sense resistor negative connection. see the typical operating circuit/functional diagram for the typical connection. 23 sensevn kelvin sense voltage negative input. see the typical operating circuit/functional diagram for the typical connection. 25 sensevp kelvin sense voltage positive input. see the typical operating circuit/functional diagram for the typical connection. 26 avdd positive analog supply voltage input. bypass avdd to agnd with a 0.1 f f capacitor. 28 avss negative analog supply voltage input. bypass avss to agnd with a 0.1 f f capacitor. 29 mon load monitoring output. mon provides an analog 0 to 3v output. see the output monitor section. 30 cs1 active-low spi chip-select input 1. see the spi interface section. 31 cs2 active-low spi chip-select input 2. see the spi interface section. ep exposed pad. internally connected to avss. connect to avss. connect to a large copper area to maximize thermal performance. do not connect ground or signal lines through ep.
industrial analog current/ voltage-output conditioners MAX15500/max15501 ______________________________________________________________________________________ 15 10 ki 10 ki pg a offset generator da c 2.5v/4.096v ref output stag e spi interface/ logic i/o sensev p senser p ou t senser n sensev n ai n refi n brownout temp monito r di n sclk cs 1 cs 2 dout dvdd read y outdis fssel* fsmode agnd dgnd mo n avdd avddo dvdd 0.1 ff 0.1 ff 0.1 ff po r c co mp r lo ad r sens e comp cable1 cable2 cable3 writ e sclk cs read gpio in t fc 5v dvdd *fssel is connected to dgnd for the max15501. c load adc 24v avss avsso 0.1 ff 0.1 ff -24v MAX15500 max15501 erro r typical operating circuit/functional diagram
industrial analog current/ voltage-output conditioners MAX15500/max15501 16 _____________________________________________________________________________________ detailed description the MAX15500/max15501 output a programmable cur - rent up to q 24ma or a voltage up to q 12v proportional to a control signal at ain. the devices operate from a dual 15v to 32.5v supply. the control voltage applied at ain is typically supplied by an external dac with an output voltage range of 0 to 4.096v for the MAX15500 and 0 to 2.5v for the max15501. the MAX15500/max15501 are capable of both unipolar and bipolar current and voltage outputs. in current mode, the devices produce currents of -1.2ma to +24ma or -24ma to +24ma. in voltage mode, the devices produce voltages of -0.3v to +6v, -0.6v to +12v, or q 12v. to allow for overrange and underrange capability in unipolar mode, the transfer function of the MAX15500/max15501 is offset such that when the voltage at ain is 5% of full scale, i out is 0ma and v out is 0v. once v ain attains full scale, v out or i out becomes full scale +5% or +20% depending on the state of fsmode. the MAX15500/max15501 are protected against overcurrent and short-circuit condi - tions when out goes to ground or a voltage up to q 32.5v. the devices also monitor for overtemperature and supply brownout conditions. the supply brownout threshold is programmable between 10v and 24v in 2v increments. the MAX15500/max15501 are programmed through an spi interface with daisy-chain capability. a device ready logic output ( ready ) and two device select inputs ( cs1 and cs2 ) facilitate a daisy-chain arrangement for multiple device applications. the MAX15500/max15501 provide extensive error reporting of short-circuit, open-circuit, brownout, and overtemperature conditions through the spi interface and an additional open-drain interrupt output ( error ). the MAX15500/max15501 include an analog 0 to 3v output (mon) to monitor the load condi - tion at out. analog section the MAX15500/max15501 support two output modes: current and voltage. each mode has different full-scale output values depending on the state of fsmode as detailed in tables 1 to 4 and figures 1 and 2. use the device configuration register in table 6 to select the desired voltage or current output range. startup during startup, the MAX15500/max15501 output is set to zero and all register bits are set to zero. the devices remain in standby mode until they are configured through the spi interface. input voltage range the input voltage full-scale level is selectable between 2.5v and 4.096v using logic input fssel. the MAX15500 is specified for a 0 to 4.096v input voltage range, while the max15501 is specified for a 0 to 2.500v input volt - age range. connect fssel to dvdd to set the input range to 0 to 4.096v for the MAX15500. connect fssel to dgnd to set the input range to 0 to 2.500v for the max15501. table 1. output values for fsmode = dvdd, unipolar 5% overrange output range output values v ain = 5%fs v ain = fs 0 to 20ma (4ma to 20ma) 0ma 21ma 0 to 5v 0v 5.25v 0 to 10v 0v 10.5v table 2. o utput values for fsmode = dgnd, unipolar 20% overrange output range output values v ain = 5%fs v ain = fs 0 to 20ma (4ma to 20ma) 0ma 24ma 0 to 5v 0v 6v 0 to 10v 0v 12v table 3. output values for fsmode = dvdd, bipolar 5% overrange output range output values v ain = 0v v ain = fs q 20ma -21ma +21ma q 10v -10.5v +10.5v table 4. output values for fsmode = dgnd, bipolar 20% overrange output range output values v ain = 0v v ain = fs q 20ma -24ma +24ma q 10v -12v +12v
industrial analog current/ voltage-output conditioners MAX15500/max15501 ______________________________________________________________________________________ 17 output monitor the mon output provides an analog voltage signal proportional to the output voltage in current mode and proportional to the output current in voltage mode. use this signal to measure the system load presented to the output. the full-scale signal on mon is 3v with a typical accuracy of 10%. the signal range is typically 1.5v to 3v in unipolar mode and 0 to 3v in bipolar mode. in current mode, the MAX15500/max15501 program i out and monitor the voltage at sensern. v mon = 1.425v + (v sensern /20) r load = ((v mon - 1.425v) x 20)/i out(programmed) in voltage mode, the MAX15500/max15501 program v out and monitor i out . v mon = 1.521v + 62.4 x i load r load = v out(programmed) /((v mon - 1.521v)/62.4) error handling many industrial control systems require error detection and handling. the MAX15500/max15501 provide exten - sive error status reporting. an open-drain interrupt flag output, error , pulls low when an error condition is detected. an error register stores the error source. reading the error register once resets the error pin but not the error register itself, allowing the system to determine the source of the error and take steps to fix the error condition. after the error condition has been fixed, read the error register for the second time to allow the device to clear the error reg - ister. read the error register for the third time to verify if the error register has been cleared. if another error occurs after the first read, error goes low again. more information on reading and clearing the error register is described in the spi interface section. when an output short-circuit or output open-load error occurs and disappears before the error register is read, the intermittent bit is set in the error register. the intermit - tent bit does not assert for brownout and overtempera - ture error conditions. error conditions output short circuit the output short-circuit error bit asserts when the output current exceeds 30ma (typ) for longer than 260ms. in current mode, this error occurs when the sense resistor is shorted and the sense voltage is not equal to 0v. in voltage mode, this error occurs when the load is shorted to the supply or ground. the short-circuit error activates the intermittent bit in the error register if the error goes away before the error register is read. v ain v out or i out fs + 20% fs + 5% fs fs 5% fs fsmode = dgnd fsmode = dvdd figure 1. unipolar transfer function v ain v out or i out fs + 20% fs + 5% -fs - 20% -fs - 5% fsmode = dgnd fsmode = dvdd 50% fs fs fs -f s figure 2. bipola r transfer function
industrial analog current/ voltage-output conditioners MAX15500/max15501 18 _____________________________________________________________________________________ output open load the open-circuit error bit activates when v out is within 30mv of avddo or avsso and there is no short-circuit current in current mode for longer than 260ms. this error activates the intermittent bit in the error register if the error goes away before the error register is read. internal overtemperature the MAX15500/max15501 enter standby mode if the die temperature exceeds +150 n c and the overtemperature protection is enabled as shown in table 6. when the die temperature cools down below +140 n c, the error regis - ter must be read back twice to resume normal operation. the devices provide a 10 n c hysteresis. brownout the brownout-error bit activates when the supply voltage (v avdd or v avss ) falls below the brownout threshold. the threshold is programmable between q 10v to q 24v in 2v steps. see table 6 for details. the MAX15500/ max15501 provide a 2% hysteresis for the brownout threshold. the accuracy of the threshold is typically within 10%. during power-up, error can go low and the brownout register is set. users need to read out the error register twice to clear all the error register bits and reset error to high. output protection the MAX15500/max15501 supply inputs (avdd, avddo, avss, and avsso) and sense inputs (sensern, senserp, sensevn, and sensevp) are protected against voltages up to q 35v with respect to agnd. see the typical operating circuit/functional diagram for the recommended supply-voltage connection. spi interface standard spi implementation the MAX15500/max15501 spi interface supports daisy- chaining. multiple MAX15500/max15501 devices can be controlled from a single 4-wire spi interface. the MAX15500/max15501 feature dual cs_ inputs and an added digital output, ready , that signals when the devices finish processing the spi frame. cs1 and cs2 are internally or-ed. pull both cs1 and cs2 to logic-low to activate the MAX15500/max15501. for a daisy-chained application, connect the cs1 input of all of the devices in the chain to the cs driver of the microcontroller. connect the cs2 input of the first device to ground or to the cs driver of the microcontroller. connect cs2 of the remaining devices to the ready output of the preceding device in the chain. the ready output of the last device in the chain indicates when all slave devices in the chain are configured. connect the ready output of the last device in the chain to the microcontroller. use the open-drain error output as a wired-or interrupt. see figures 3 to 6. figure 3. s ingle connection (compatible with standard spi) cs dwrite sclk dread cs 1 dout sclk di n erro r in t fc cs 1 cs n to other chips/chain s read y monito r optional connectio n cs 2 r pullup MAX15500 max15501
industrial analog current/ voltage-output conditioners MAX15500/max15501 ______________________________________________________________________________________ 19 figure 4. alt ernate single connection (compatible with standard spi) figure 5. d aisy-chain connection (compatible with standard spi) cs dwrite sclk dread cs 1 dout sclk di n erro r in t fc cs 1 cs n to other chips/chain s read y monito r optional connectio n cs 2 r pullup MAX15500 max15501 cs dwrite sclk dread cs 1 dout sclk di n erro r in t fc cs 1 cs n to other chips/chain s read y monito r optional connectio n cs 2 r pullup MAX15500 max15501 cs 1 dout sclk di n erro r read y cs 2 MAX15500 max15501 cs 1 dout sclk di n erro r read y cs 2 MAX15500 max15501
industrial analog current/ voltage-output conditioners MAX15500/max15501 20 _____________________________________________________________________________________ modified spi interface description the sclk, din, and dout of the MAX15500/max15501 assume standard spi functionality. while the basic func - tion of the MAX15500/max15501 cs_ inputs is similar to the standard spi interface protocol, the management of the cs_ input within the chain is modified. when both cs_ inputs are low, the MAX15500/max15501 assume control of the dout line and continue to control the line until the data frame is finished and ready goes low (figure 9). once a complete frame is processed and the ready signal is issued, the devices do not accept any data from din, until either cs1 or cs2 rises and returns low. a new communication cycle is initiated by a sub - sequent falling edge on cs1 or cs2 . when either cs1 or cs2 is high, the MAX15500/max15501 spi interface deactivates, dout returns to a high-impedance mode, ready (if active) clears, and any partial frames not yet processed are ignored. ready asserts once a valid frame is processed allowing the next device in the chain to begin processing the sub - sequent frame. a valid frame consists of 16 sclk cycles following the falling edge of cs_ . once ready asserts, it remains asserted until either cs_ rises, completing the programming of the chain. figure 6. dais y-chain terminating (compatible with standard spi) cs dwrite sclk dread cs 1 dout sclk di n erro r in t fc cs 1 cs n to other chips/chain s spi device read y cs 2 r pullup MAX15500 max15501 cs 1 dout sclk di n erro r read y cs 2 MAX15500 max15501 cs dout sclk di n
industrial analog current/ voltage-output conditioners MAX15500/max15501 ______________________________________________________________________________________ 21 the MAX15500/max15501 relinquish control of dout once the devices process the frame(s). dout remains high impedance when the spi interface continues to hold cs_ low beyond the required frame(s). install a pullup/ puldown resistor at the dout line to maintain the desired state when dout goes high impedance. single device spi connection for applications using a single MAX15500 or max15501, connect both cs1 and cs2 inputs to the device-select driver of the host microcontroller. alternatively, connect one of the cs_ inputs to the device-select driver of the host microcontroller and the other cs_ to dgnd. both methods allow standard spi interface operation. see figures 3 and 4. daisy-chain spi connection the MAX15500/max15501-modified spi interface allows a single spi master to drive multiple devices in a daisy- chained configuration, saving additional spi channels for other devices and saving cost in isolated applications. figure 5 shows multiple MAX15500/max15501 devices connected in a daisy chain. the chain behaves as a single device to the microcontroller in terms of timing with an expanded instruction frame requiring 16 sclk cycles per device for complete programming. no timing parameters are affected by the ready propagation as all devices connect to the microcontroller chip-select through the cs1 inputs. a chain of MAX15500/max15501 devices can be termi - nated with any standard spi-compatible single device without a ready output. the MAX15500/max15501 por - tion of the chain continues to display timing parameters comparable to a single device. see figure 6. when using the MAX15500/max15501 with mixed chains, the connections could require some modification to accommodate the interfaces of the additional devices in the chain. construct the daisy chain as shown in figure 7 when using devices with similar ready outputs but without dual cs_ inputs such as the max5134 quad 16-bit dac. the chain is subject to timing relaxation for parameters given with respect to cs_ rising edges to accommodate ready propagation to and through con - secutive max5134 devices. the chain can begin and terminate with either device type. each max5134 or MAX15500/max15501 device in the chain could be replaced by a subchain of similar devices. if the chain is terminated with a standard spi device, omit the optional connection from ready to the monitor input on the microcontroller. the MAX15500/ max15501 portion of the chain continues to display tim - ing parameters comparable to a single device. spi digital specifications and waveforms figures 8, 9, and 10 show the operation of the modified spi interface. the minimum programming operation typically used in single device applications is 16 sclk periods, the minimum for a valid frame. this cycle can also represent the operation of the final device in a chain. the extended programming operation is typically used for devices in daisy-chained applications. in this case, ready drives the chip-select input of the subsequent device in the chain. the next device in the chain begins its active frame on the 16th sclk falling edge in response to ready falling (latching din[13] on the 17th sclk falling edge, if present). aborted spi operations driving a cs_ input high before a valid spi frame is transmitted to the device can cause an erroneous com - mand. avoid driving cs_ high before a valid spi frame is transmitted to the device. see figures 9 and 10 for valid spi operation timing. spi operation definitions input data bits din[13:11] represent the spi command address while din[9:0] represent the data written to or read from the command address. the command address directs subsequent input data to the proper internal register for setting up the behavior of the device and selects the correct status data for readback through dout. command address 0h points to a no-op com - mand and does not impact the operation of the device. dout is active during this operation and reads back 00h. command address 1h points to the configuration register used to program the MAX15500/max15501. device configuration takes effect following the 14th sclk falling edge. dout activates and remains low dur - ing this operation. command addresses 4h and 5h point to readback commands of the MAX15500/max15501. readback commands provide configuration and error register status through dout[9:0] and do not affect the internal operation of the device. command addresses 2h, 3h, 6h, and 7h are reserved for future use. table 5 shows the list of commands. device configuration operation table 6 shows the function of each bit written to the con - figuration register 1h. table 7 shows the data readback registers.
industrial analog current/ voltage-output conditioners MAX15500/max15501 22 _____________________________________________________________________________________ figure 7. m ixed MAX15500/max15501 and max5134 daisy-chain connections figure 8. mi nimum spi programming operation (typically for single device applications) cs dwrite sclk dread cs 1 dout sclk di n erro r in t fc cs 1 cs n to other chips/chain s read y monito r optional connectio n cs 2 r pullup MAX15500 max15501 cs 1 dout sclk di n erro r read y cs 2 MAX15500 max15501 sclk di n read y cs max5134 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 din13 din12 din11 din9 din8 din7 din6 din5 din4 din3 din2 din1 x z x x x x high-z active fram e cs _ dout sclk di n t cs h t cs h t cs w t cs s t doe t doh t dot t doz t ds t ch t cp t cl t ch command executed din10 din0 dout9 dout8 dout7 dout6 dout5 dout4 dout3 dout2 dout1 dout0 error register updated, error re-evaluate d
industrial analog current/ voltage-output conditioners MAX15500/max15501 ______________________________________________________________________________________ 23 readback operations write to the command addresses 4h or 5h to read back the configuration register data or the internal error information through dout[9:0]. for error readback operations, each bit corresponds to a specific error condition, with multiple bits indicating multiple error conditions present. intermittent errors an intermittent error is defined as an error that is detected and is resolved before the error register is read back. when the error is resolved without intervention, the inter - mittent bit (bit 9) is set. the output short-circuit and output open-load errors trigger the intermittent bit. internal over - temperature and supply voltage brownout do not trigger the intermittent bit. error reporting applications the error output is typically connected to an inter - rupt input of the system microcontroller. the MAX15500/ max15501 only issue an interrupt when a new error con - dition is detected. the devices do not issue interrupts when errors (either individual or multiple) are resolved or when already reported errors persist. the system microcontroller resets error when the system micro - controller reads back the error register. error does not assert again unless a different error occurs. figure 9. extend ed spi programming operation (daisy-chained applications) figure 10. a borted spi programming operation (invalid, showing t csdoz and internal activity) 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 din13 din12 din11 din9 din8 din7 din6 din5 din4 din3 din2 din1 x z x x x x high-z active fram e cs _ dout sclk di n t cs h t cs v t cs r t cs s t doe t doh t dot t doz t ds t ch t cp t cl t ch t cr din10 din0 dout9 dout8 dout7 dout6 dout5 dout4 dout3 dout2 dout1 dout0 ready 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 z x high-z cs _ dout sclk t cs h t cs s t doe t csdoz error register updated, error re-evaluated operation aborted dout9
industrial analog current/ voltage-output conditioners MAX15500/max15501 24 _____________________________________________________________________________________ table 5 . spi commands table 6. configuration register note: modes 2h and 3h are functionally identical. table 7. readback operations and formatting location function description din[9:7] mode[2:0] sets device operating mode. 000 mode[0]: standby 100 mode[4]:standby 001 mode[1]: bipolar current: q 20ma 101 mode[5]:bipolar voltage: q 10v 010 mode[2]: unipolar current: 0 to 20ma 110 mode[6]:unipolar voltage: 0 to 10v 011 mode[3]: unipolar current: 4ma to 20ma 111 mode[7]:unipolar voltage: 0 to 5v din[6:4] vboth[2:0] sets supply voltage brownout threshold for error reporting. 000: q 10v 100: q 18v 001: q 12v 101: q 20v 010: q 14v 110: q 22v 011: q 16v 111: q 24v din[3] thermal shutdown 0 = thermal protection off. 1 = thermal protection on. din[10], din[2:0] reserved dout bits description command address din[13:11] = 101. readback device configuration register dout[9:0] see configuration register details in table 6. command address din[13:11] = 100. readback error register dout[9] output intermittent fault. for details, see the error handling section. dout[8] output short circuit. this bit asserts when i out > 30ma in voltage and current modes for longer than 260ms. dout[7] output open load. this bit asserts when v out is within 30mv of avddo or avsso and there is no short-circuit condition for longer than 260ms. dout[6] internal overtemperature. this bit asserts when the die temperature exceeds +150 n c. dout[5] supply brownout. this bit asserts when either supply has entered the brownout limits. see table 6 for details. dout[4:0] reserved command address din[13:11] name description 000 no-op no operation. 001 write configuration write device configuration register. see table 6 for details. 010 reserved reserved, no operation. 011 reserved reserved, no operation. 100 read error read error register status. see table 7 for details. 101 read configuration read device configuration register. see table 6 for details. 110 reserved reserved, no operation. 111 reserved reserved, no operation.
industrial analog current/ voltage-output conditioners MAX15500/max15501 ______________________________________________________________________________________ 25 since the MAX15500/max15501 do not use a continuous clock signal, the spi read cycles are used to cycle the error detection and reporting logic. continue to poll the device until the error readback reports an all clear status when resolving single or multiple errors. see below for examples of typical error handling situations and the effects of the spi read operations. 1) error resolved by the system. a) the MAX15500/max15501 detect an error condi - tion and error asserts. b) the host controller reads the error register for the first time. this has the effect of resetting error . the data indicates to the host processor which error is active. c) the host processor resolves the error successfully. d) the host processor reads the error register for the second time. the data still shows that the error is present as the error persisted for some time after step b and before step c. if the error is either an open load or short circuit, the intermittent bit is set. an overtemperature or a brownout does not set the intermittent bit. reading the register a second time resets the register. e) the host reads the error register for a third time. the data now shows the error is resolved and future occurrences of this error will trigger error assertion. 2) error resolved before the host processor reads error register. a) the MAX15500/max15501 detect an error condi - tion and error asserts, but the error resolves itself. b) the host controller reads the error register for the first time resetting error . the data indicates to the host processor which error is active. the data also indicates to the host that the error has been resolved since the intermittent bit is set. c) the host processor reads the error register for the second time. the data still shows that the error is active. if the error is for an output fault, the data also indicates to the host that the error has been resolved since the intermittent bit is set. reading the register a second time resets the register. 3) an error that cannot be resolved. a) the MAX15500/max15501 detect an error condi - tion and error asserts. b) the host controller reads the error register for the first time and resets error . the data indicates to the host processor which error is active. c) the host processor takes action to resolve the error unsuccessfully. d) the host processor reads the error register for the second time. the data still shows that the error is present. e) the host processor reads the error for the third time. the data show the error to be unresolved. error does not respond to the same error until the error is resolved and reported. error asserts if different errors occur. applications information setting the output gain in current mode in current mode, there is approximately 1.0v across the current-sensing resistors at full scale. the current sens - ing resistor sets the gain and is calculated as follows: r sense = v sense_fs /i max where v sense_fs is the full-scale voltage across the sense resistor. see table 8 for values of v sense_fs . output gain in voltage mode the output gain in voltage mode is fixed as shown in table 9. selection of the compensation capacitor (c comp ) use table 10 to select the compensation capacitor. layout considerations in the current-mode application, use kelvin and a short connection from sensern and senserp to the r sense terminals to minimize gain-error drift. balance and mini - mize all analog input traces for optimum performance.
industrial analog current/ voltage-output conditioners MAX15500/max15501 26 _____________________________________________________________________________________ table 8. recommended current setting components table 9. f ull-scale output voltages v refin (v) overrange (%) bipolar/ unipolar mode v sense_fs (v) r sense ( i ) i out ( ma) ideal gain ideal transfer function 4.096 +20 unipolar 2 1.02144 42.2 24.205 0.2625/42.2 i out = 0.2625 x (v ain - 0.05 x v refin )/42.2 bipolar 1 q 1.024 42.2 q 24.27 0.5/42.2 i out = 0.5 x (v ain - 0.5 x v refin )/42.2 +5 unipolar 2 1.02144 48.7 20.97 0.2625/48.7 i out = 0.2625 x (v ain - 0.05 x v refin )/48.7 bipolar 1 q 1.024 48.7 q 21.03 0.5/48.7 i out = 0.5 x (v in - 0.5 x v refin )/48.7 2.500 +20 unipolar 2 1.009375 41.2 24.5 0.425/41.2 i out = 0.425 x (v in - 0.05 x v refin )/41.2 bipolar 1 q 1 41.2 q 24.27 0.8/41.2 i out = 0.8 x (v in - 0.5 x v refin )/41.2 +5 unipolar 2 1.009375 47.5 21.25 0.425/47.5 i out = 0.425 x (v in - 0.05 x v refin )/47.5 bipolar 1 q 1 47.5 q 21.05 0.8/47.5 i out = 0.8 x (v in - 0.5 x v refin )/47.5 v refin (v) overrange (%) bipolar/ unipolar mode ideal gain ideal transfer function ideal v out 4.096 +20 unipolar 7 1.5625 v out = 1.5625 x (v in - 0.05 x v refin ) 6.08 6 3.125 v out = 3.125 x (v in - 0.05 x v refin ) 12.16 bipolar 5 6.0 v out = 6.0 x (v in - 0.5 x v refin ) q 12.288 +5 unipolar 7 1.375 v out = 1.375 x (v in - 0.05 x v refin ) 5.3504 6 2.75 v out = 2.75 x (v in - 0.05 x v refin ) 10.7008 bipolar 5 5.25 v out = 5.25 x (v in - 0.5 x v refin ) q 10.752 2.500 +20 unipolar 7 2.5125 v out = 2.5125 x (v in - 0.05 x v refin ) 5.96719 6 5.0625 v out = 5.0625 x (v in - 0.05 x v refin ) 12.0234 bipolar 5 9.6 v out = 9.6 x (v in - 0.5 x v refin ) q 12 +5 unipolar 7 2.175 v out = 2.175 x (v in - 0.05 x v refin ) 5.16563 6 4.425 v out = 4.425 x (v in - 0.05 x v refin ) 10.5094 bipolar 5 8.4 v out = 8.4 x (v in - 0.5 x v refin ) 10.5
industrial analog current/ voltage-output conditioners MAX15500/max15501 maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a maxim product. no circuit patent licenses are implied. maxim reserves the right to change the circuitry and specifications without notice at any time. maxim integrated products, 120 san gabriel drive, sunnyvale, ca 94086 408-737-7600 27 ? 2009 maxim integrated products maxim is a registered trademark of maxim integrated products, inc. table 1 0. recommended compensation capacitor for various load conditions chip information process: bicmos package information for the latest package outline information and land patterns, go to www.maxim-ic.com/packages . package type package code document no. 32 tqfn-ep t3255+4 21-0140 c l = load capacitance. r l = load resistance. l l = load inductance. c comp = compensation capacitance. + denotes a lead(pb)-free/rohs-compliant package. the pack - age outline drawings for leaded and lead-free packages are identical. mode c l (f) r l (k i ) l l (h) c comp (f) voltage 0 to 1n 1 0 0 voltage 1n to 100n 1 0 1n voltage 100n to 1 f 1 0 2.2n voltage 1 f to 100 f 1 0 4.7n current 0 to 1n 20 to 750 0 to 20 f 0 current 0 to 1n 20 to 750 20 f to 1m 2.2n current 0 to 1n 20 to 750 1m to 50m 100n current 1n to 100n 20 to 750 0 to 20 f 1n current 1n to 100n 20 to 750 20 f to 1m 2.2n current 1n to 100n 20 to 750 1m to 50m 100n current 100n to 1 f 20 to 750 0 to 20 f 2.2n current 100n to 1 f 20 to 750 20 f to 1m 2.2n current 100n to 1 f 20 to 750 1m to 50m 100n current 1 f to 100 f 20 to 750 0 to 20 f 2.2n current 1 f to 100 f 20 to 750 20 f to 1m 2.2n current 1 f to 100 f 20 to 750 1m to 50m 100n

▲Up To Search▲

Price & Availability of MAX15500

	To Download MAX15500 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .